1TinyTinyTPU: 2×2 systolic-array TPU-style matrix-multiply unit deployed on FPGA (opens in new tab)(github.com)135Xenograph2mo ago59