undefined | Better HN

0 pointssirdarckcat1y ago0 comments

> This probably depends on a lot of non-public info: how does the PSP validate CPU state?

0 comments

That seems to be reading a memory mapped register per core. I wonder what backs that register.

It's just written by the CPU during a ucode update

j / k navigate · click thread line to collapse

That seems to be reading a memory mapped register per core. I wonder what backs that register.

It's just written by the CPU during a ucode update

j / k navigate · click thread line to collapse