undefined | Better HN

0 pointsNarishma1y ago0 comments

From what I've read, it's also possible to run one ARM core and one RISC-V core concurrently.

0 comments

2 comments · 2 top-level

Yes, the ARCHSEL register has one bit for each core.

But how would that be practically usable?

j / k navigate · click thread line to collapse